(19) World Intellectual Property Organization International Burcau





(43) International Publication Date 20 December 2001 (20.12.2001)

PCT

(10) International Publication Number WO 01/97257 A2

(51) International Patent Classification?:

HOIL

- (21) International Application Number: PCT/US01/15041
- (22) International Filing Date: 10 May 2001 (10.05.2001)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 09/592,448

12 June 2000 (12.06.2000) US

- (71) Applicant: MOTOROLA, INC. [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US).
- (72) Inventors: MADHUKAR, Sucharita; 1902 Cervin Boulevard, Austin, TX 78728 (US). NGUYEN, Bich-Yen; 110 Laurelwood Drive, Austin, TX 78733 (US).
- (74) Agents: GODDARD, Patricia, S.; Motorola Corporate Law Department, 7700 West Parmer Lane, TX32/PL02__, Austin, TX 78729 et al. (US).


- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM). European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

 without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: DUAL METAL GATE TRANSISTORS FOR CMOS PROCESS



(57) Abstract: A process for forming a first transistor (130) of a first conductivity type and a second transistor (132) of a second conductivity type in a semiconductor substrate (102) is disclosed. The substrate (102) has a first well (106) of the first conductivity type and a second well (104) of the second conductivity type. A gate dielectric (108) is formed over the wells. A first metal layer (110) is then formed over the gate dielectric (108). A portion of the first metal layer (110) located over the second well is then removed. A second metal layer (114) different from said first metal is then formed over the wells and a gate mask is formed over the second metal (114). The metal layers (110, 114) are then patterned to leave a first gate over the first well (106) and a second gate over the second well (104). Source/drains (138, 142) are then formed in the first (106) and second (104) wells to form the first (130) and second (132) transistor.

7)

70 01/97257

DUAL METAL GATE TRANSISTORS FOR CMOS PROCESS

Field of the Invention

The present invention is related to the field of semiconductor fabrication and more particularly to a fabrication process incorporating differing gate metals for n-channel and p-channel devices.

Related Art

In the field of semiconductor fabrication, it is typically desirable to fabricate n-channel and p-channel transistors with matching 10 threshold voltages. In addition, it is desirable if the absolute value of the n-channel and p-channel threshold voltages are close to zero to increase the device speed. In conventional semiconductor processing, n-channel and p-channel threshold voltages are conventionally adjusted by a combination of channel implants and 15 selective doping of a polysilicon gate. Typically, the use of channel implants is effective in adjusting the threshold voltages for n-channel devices but less effective for p-channel devices. In addition, the use of polysilicon gate structures is becoming unfeasible as gate dielectric thicknesses steadily decrease. More specifically, boron diffusion from 20 p-type polysilicon gates into the transistor channel and poly depletion effects associated with devices having low thermal budget and thin gate oxides are making it increasingly difficult to incorporate polysilicon gates into advanced technologies. In addition, as semiconductor processing moves away from the use of silicon dioxide 25 as a gate dielectric, chemical reactions between polysilicon and alternative gate dielectric structures render polysilicon less desirable as a gate of choice. Therefore, it would be highly desirable to

implement a fabrication process in which n-channel and p-channel threshold voltages are matched and satisfactorily low. In addition, it would be desirable if the implemented process were compatible with alternative gate dielectric materials.

5

10

15

Brief Description of the Drawings

The present invention is illustrated by way of example and not limitation in the accompanying figures, in which like references indicate similar elements, and in which:

- FIG. 1 is a partial cross sectional view of a partially completed semiconductor device according to one embodiment of the invention;
- FIG. 2 is a processing step subsequent to FIG. 1 in which a first gate metal is selectively removed from portions of the semiconductor device;
- FIG. 3 is a partial cross sectional view subsequent to FIG. 2 in which a second gate metal is deposited over the first gate metal;
- FIG. 4 is a processing step subsequent to FIG. 3 in the deposited metals are patterned into gate structures;
- 20 FIG. 5 is a processing step subsequent to FIG. 4 in which n-channel and p-channel transistors have been formed; and
 - FIGS. 6A through 6E illustrate an alternative process flow for forming a semiconductor device according to the present invention.

Skilled artisans appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements

to help improve the understanding of the embodiments of the present invention.

5

10

15

20

25

;,

Detailed Description

Turning now to the drawings, FIGs. 1-5 illustrate cross sectional views at various stages in one embodiment of a semiconductor process according to the present invention. In FIG. 1, a partially completed semiconductor device 100 is illustrated. Semiconductor device 100 as depicted in FIG. 1 includes a semiconductor substrate 102 into which a first well 104 and a second well 106 have been formed. Typically, semiconductor substrate 102 includes a lightly doped n-type or p-type single crystal silicon. The depicted embodiment of semiconductor device 100 is fabricated with a twin well process in which first well 104 is selectively implanted into portions of substrate 102 where devices of a first conductivity type will be formed while second well 106 is selectively implanted into regions of substrate 102 into which transistors of a second conductivity type will be formed. In one embodiment of the twin well process, the first well 104 may itself be enclosed within a tub (not depicted) in which the conductivity type of first well 104 and the tub are opposite. In another embodiment, substrate 102 may include a lightly doped epitaxial layer formed over a heavily doped bulk. In one embodiment, for example, the depicted portion of substrate 102 is a p-epitaxial layer formed over a p+ bulk, while first well 104 is doped n-type while second well 106 is p-type. N-type conductivity structures may be formed by implanting semiconductor substrate 102 with a suitable ntype impurity such as phosphorous or arsenic while p-type structures may be formed by implanting with a suitable p-type impurity such as boron. First well 104 and second well 106, as depicted in FIG. 1 are isolated from one another with trench isolation structures 112. Trench

isolation structures 112 may comprise a suitable insulator such as a dielectric material. In the depicted embodiment of semiconductor device 100, first and second wells 104 and 106 are physically separated from one another by an intermediate isolation dielectric structure 112. Isolation dielectric 112 may include an oxide, nitride, or other suitable electrical insulator material.

A gate dielectric 108 is formed over first and second wells 104 and 106 of substrate 102. In one embodiment, gate dielectric 108 comprises a conventional, thermally formed silicon dioxide with a thickness of preferably less than 10 nanometers. In another embodiment, gate dielectric 108 may comprise an alternative gate material such as a transition metal oxide material. Such alternative gate dielectric materials are suitable for their high dielectric constant (K), which enables the use of a thicker gate dielectric layer without adversely affecting the electrical and capacitive characteristics of the film. For these alternative gate dielectrics, suitable transition metal oxide composites selected from oxides of zirconium, hafnium, aluminum, lanthanum, strontium, titanium, silicon and the combinations thereof.

As further depicted in FIG. 1, a first metal 110 of a first metal type is deposited over gate dielectric 108. As described in greater detail below, first metal 110 will be selectively removed from portions of semiconductor substrate 102 in which transistors of one conductivity type are fabricated such that first metal 110 will exist only where transistors of the other conductivity type are located. Preferably, first metal 110 is deposited with a chemical vapor deposition (CVD) process to protect the integrity of gate dielectric film 108. In an alternative embodiment, first metal 110 may be physical

5

10

vapor deposited with a sputter process. In embodiments in which first metal 110 will ultimately remain on p-type transistors, it is desirable if the first metal type has a work function that is close to the valence band of silicon. In this embodiment, suitable metals for first metal 110 include rhenium (Re), iridium (Ir), platinum (Pt), and ruthenium oxide (RuO₂). In an embodiment in which first metal 110 remains on n-type transistors, it is desirable if first metal 110 has a work function that is close to the conduction band of silicon. In this embodiment, suitable metals for first metal 110 include titanium (Ti), vanadium (V), zirconium (Zr), molybdenum (Mo), tantalum (Ta), aluminum (Al), niobioum (Nb), and tantalum nitride (TaN).

Turning now to FIG. 2, a portion of first metal 110 has been selectively removed. In the depicted embodiment, the selective removal of first metal 110 is accomplished with a mask and etch process using the well mask used to form second well 106. In this embodiment, first metal 110 is removed over second well 106 (into which transistors of the second type will ultimately be fabricated). Thus, after transistor formation is completed, first metal 110 will remain in the structure of transistors of a first conductivity type while first metal 110 will not be present in transistors of the second conductivity type. The use of a critical dimension (CD) tolerant mask such as the second well mask to define the portions of first metal 110 selectively removed as shown in FIG. 2 is desirable because misalignment of the mask will not adversely affect subsequent processing.

Turning now to FIG. 3, a second metal 114 is formed over the first and second wells 104 and 106 of semiconductor substrate 102 thereby covering first metal 110 and exposed portions of gate

ò

5

10

15

20

dielectric 108. Second metal 114 is of a second metal type where the second metal type has a different work function than the first metal type used for first metal 110. In embodiments where the first metal type used for first metal 110 has a work function that is close to the valence band of silicon, the second metal type used for second metal 114 has a work function close to the conduction band of silicon. Conversely, in embodiments where the first metal type used for first metal 110 has a work function that is close to the conduction band of silicon, the second metal type used for second metal 114 has a work function that is close to the valence band of silicon.

Preferably, first metal 110 and second metal 114, are formed such that the metal type with a work function close to the conduction band is in contact with gate dielectric 108 over p-well regions. In other words, it is desirable if n-channel transistors incorporate a metal on gate dielectric 108 that has a work function close to the conduction band of silicon while p-type transistors are fabricated with a gate metal on gate dielectric 108 that has a work function close to the valence band of silicon. If, for example, first well 104 is an n-well structure over which p-type transistors are fabricated, the work function of first metal 110 is preferably close to the valence band of silicon while second metal 114, which is on gate dielectric 108 over p-well regions of substrate 102, will have a work function that is close to the conduction band of silicon.

Preferably second metal 114 is thicker than first metal 110. In one embodiment, the thickness of second metal 114 is at least two times thicker than the thickness of first metal 110 and is, still more preferably, at least ten times thicker. The thickness of first metal 110 in one embodiment is less than approximately 100Å while the

5

10

15

thickness of second metal 114 is in the range of approximately 200-2000Å. Like first metal 110, second metal 114 is preferably formed with a CVD deposition process to protect the integrity of the portions of dielectric film 108 that are exposed during the deposition of second metal 114.

Turning now to FIG. 4, semiconductor device 100 is depicted after a gate mask and etch process have been performed to pattern first metal layer 110 and second metal layer 114 resulting in the formation of a first gate 120 over first well 104 and a second gate 122 over second well 106. First gate 120 includes a first metal 110 on gate dielectric 108 and a second metal 114 formed on first metal 110. In contrast, second gate 122 includes second metal 114 in contact with gate dielectric 108. Because the second metal 114 is an order of magnitude thicker than first metal 110, first and second gates 120 and 122 are substantially similar in physical dimension thereby minimizing processing difficulties associated with differing thickness. It will be appreciated by those in the field having the benefit of this disclosure that the use of a first metal 110 of a first metal type in contact with gate dielectric 108 for transistors of a first conductivity type coupled with the use of a second metal 114 of a second metal type (where the first and second metal types differ) in contact with gate dielectric layer 108 for the second type of transistors enables the threshold voltage alignment of n-channel and p-channel devices while avoiding difficulties associated with polysilicon gates including boron diffusion, polysilicon depletion effects, and potential incompatibility with alternative gate dielectric films. Because first metal 110 is selectively removed from appropriate portions of substrate 102 prior to formation of first and second gates 120 and 122, only a single mask and etch

5

10

15

20

step is required to form first and second gates 120 and 122. Thus, the first and second metals of first gate 120 are self-aligned. In addition, the invention is implemented without introducing misalignment between first and second gates 120 and 122 that could affect subsequent photolithography steps. While the depicted embodiment of first gate 120 includes two metals and second gate 122 includes a single metal, additional metals or other conductive elements may be added to each gate stack such that, for example, first gate 120 comprises a three layer stack while second gate 122 is a two layer stack. In such an embodiment, first gate 120 could include a platinum first metal 110, a tantalum nitride (TaN) second metal 114, and a tungsten (W) third metal (not depicted in FIG 4). In this embodiment, second gate 114 would include a TaN first metal and a W second metal. The third metal layer could also be implemented with another conductive material such as doped polysilicon.

Turning now to FIG. 5, the portions of semiconductor device 100 relevant to this disclosure are completed by fabricating a first transistor 130 of a first conductivity type and second transistor 132 of a second conductivity type. First transistor 130 is fabricated by performing appropriate source/drain implants and fabricating appropriate sidewall structures. In the depicted embodiment, first transistor 130 includes a lightly doped drain (LDD) 134 prior to forming sidewalls 136 and thereafter implanting a heavily doped impurity distribution to form source/drain regions 138 all as will be familiar to those in the field of semiconductor processing.

Similarly, second transistor 132 is formed by implanting a lightly doped impurity distribution 140, fabricating sidewalls 136 and

5

10

15

20

thereafter implanting heavily doped source/drain regions 142 and embodiments where first transistor 130 is a p-type transistor, impurity distributions 134 and 138 are p-type impurity distributions of boron or other suitable p-type dopant. In embodiments where a first transistor 130 is an n-type transistor impurity distributions 134 and 138 are n-type impurity distributions of phosphorous, arsenic, or other suitable n-type dopant. Sidewalls 136 are preferably comprised of a dielectric material such as, for example, silicon nitride.

Semiconductor device 100 as depicted in FIG. 5 further includes an interlevel dielectric layer 150 as well as a pair of contacts 152 to source/drain regions 138 and a pair of contacts 154 to first gate 120 and second gate 122. Contacts 154 and 152 are typically comprised of a third metal such as tungsten.

Semiconductor device 100 may be fabricated with alternative fabrication techniques or process flows including, as an example, the replacement gate fabrication technique, in which the source/drain regions are implanted prior to the formation of the gate dielectric 108 and first metal 110. In this technique, as depicted in FIGs 6A through 6E, source/drain regions 138 and 142 are implanted into substrate 102 using replacement gate structures 160 as an implant mask. Replacement gate structures 160 are patterned on an oxide film 161 using the gate mask. Replacement gate structures 160 are typically comprised of a material, such as poly silicon, that exhibits good etch selectivity with respect to silicon dioxide.

Following the formation of replacement gates 160, structures 162 are fabricated by blanket depositing a film, such as CVD oxide on the substrate and then polishing the deposited layer to expose an upper surface of the replacement gates 162 (FIG 6B). In FIG 6C,

5

10

15

20

replacement gates 160 are etched away leaving behind structures 162. In FIG 6D, gate dielectric 108 is formed over the entire wafer and first metal 110 is selectively formed over p-channel regions as described previously. In FIGs 6E and 6F, a second metal 114, and a third metal 116 are deposited and the stack (comprised of gate oxide 108, first metal 110, second metal 114 and third metal 116 are etched to form gate structures 118. In one embodiment, first metal 110, second metal 114, and third metal 116 are platinum, tantalum nitride, and tungsten respectively. In this case gate structures 118 have extensions over their respective source/drains. The gate is over the channel and adjacent to the source/drains and has an extension The extension and the gate comprise the gate structure 118.

The replacement gate technique described herein beneficially places the source/drain implants and dopant activation anneals prior to the deposition of the gate dielectric, first and second metal layers 110 and 112 respectively. One of the advantages of this process is that the high temperature dopant activation anneals, which may be detrimental to the quality of the gate dielectric and the first and second metals, will be performed prior to the deposition of the dielectric and metal layers.

Although the invention has been described with respect to specific conductivity types or polarity of potentials, skilled artisans appreciated that conductivity types and polarities of potentials may be reversed.

In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as

5

10

15

set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention.

Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments.

However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims. As used herein, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.

5

10

CLAIMS

1. A method for forming a first transistor of a first conductivity type and a second transistor of a second conductivity type in a semiconductor substrate having a first well of the first conductivity type and a second well of the second conductivity type, comprising the steps of:

forming a gate dielectric over the first and second wells;

forming a first metal layer of a first metal type over the gate dielectric;

removing a first portion of the first metal layer, the first portion being over the second well;

then forming a second metal layer of a second metal type different from said first metal type over the first and second wells;

forming a gate mask over the first well and the second well;
patterning the first metal layer and the second metal layer
according to the mask to leave a first gate over the first well
and a second gate over the second well;

forming a first source and a first drain of the second conductivity type in the first well adjacent to the first gate to form the second transistor; and

forming a second source and second drain of the first conductivity type in the second well adjacent to the second gate to form the first transistor.

15

10

5

20

25

-13-

2. A semiconductor device in a semiconductor substrate having a first well of a first conductivity type and a second well of a second conductivity type, comprising:

- a gate dielectric over at least a portion of the first well and the second well;
- a first gate over the first well and the gate dielectric, the first gate having a first region of a first metal type and a second region of a second metal type different from the first metal type, the first region being on the gate dielectric;
- a first source and a first drain formed in the first well adjacent to the first gate;
 - a second gate over the second well and the gate dielectric, the second gate of the second metal type, the second metal type being different from the first metal type;
- a second source and a second drain formed in the second well adjacent to the second gate.
 - 3. The semiconductor device of claim 2, wherein the first region has a first thickness and the second region has a second thickness, and wherein the second thickness is at least two times greater than the first thickness.
 - 4. The semiconductor device of claim 2, wherein the gate dielectric is a transition metal oxide.
 - 5. The semiconductor device of claim 4, wherein the first layer has a first thickness and the second layer has a second thickness, and wherein the second thickness is greater than the first thickness.

20

25 -

6. The semiconductor device of claim 5, wherein the second thickness is at least two times greater than the first thickness.

- 7. The semiconductor device of claim 6, wherein the first metal type is tantalum nitride.
 - 8. The semiconductor device of claim 7, wherein the second metal type is platinum.

9. A method for forming a first transistor of a first conductivity type and a second transistor of a second conductivity type in a semiconductor substrate having a first well of the first conductivity type and a second well of the second conductivity type, comprising the steps of:

forming a first removable gate over the first well and a second removable gate over the second well;

forming a first source and a first drain of the second conductivity type in the first well adjacent to the first removable gate;

forming a second source and second drain of the first conductivity type in the second well adjacent to the second removable gate;

removing the first and second removable gates;

forming a gate dielectric over the first and second wells;

- forming a first metal layer of a first metal type over the gate dielectric;
 - removing a first portion of the first metal layer, the first portion of the first metal layer being over the second well;

10


15


then forming a second metal layer of a second metal type
different from said first metal type over the first and second
wells; and


- removing a first portion of the of the second metal layer, the first portion of the second metal layer being between the first and second wells;
- whereby a first transistor is formed in the second well and a second transistor is formed in the first well.
- 10 10. The method of claim 9, wherein the gate dielectric is a transition metal oxide.
 - 11. The method of claim 9, wherein the first layer has a first thickness and the second layer has a second thickness, and wherein the
- 15 second thickness is greater than the first thickness.
 - 12. The method of claim 11, wherein the second thickness is at least two times greater than the first thickness.
- 20 13. The method of claim 12, wherein the step of forming the first metal layer comprises depositing tantalum nitride by chemical vapor deposition.
- 14. The method of claim 12, wherein the step of forming the second25 metal layer comprises depositing platinum by chemical vapor deposition.


15. The method of claim 14, wherein the transition metal oxide is selected from oxides of Zirconium, Hafnium, Aluminum, Lanthanum, Silicon, Titanium and combinations thereof.


16. The method of claim 1, wherein the first metal type is selected from tantalum nitride, niobium, aluminum, tantalum, molybdenum, and zirconium, vanadium, and titanium.
















FIG.6A




FIG.6B




FIG.6C




FIG.6D




FIG.6E




FIG.6F

(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 20 December 2001 (20.12.2001)

PCT

English

(10) International Publication Number WO 01/97257 A3

(51) International Patent Classification7: II01L 21/8238

(21) International Application Number: PCT/US01/15041

(22) International Filing Date: 10 May 2001 (10.05.2001)

(25) Filing Language:

(26) Publication Language: English

(30) Priority Data: 09/592,448 12 June 2000 (12.06.2000)

- (71) Applicant: MOTOROLA, INC. [US/US]: 1303 East Algonquin Road, Schaumburg, IL 60196 (US).
- (72) Inventors: MADHUKAR, Sucharita; 1902 Cervin Boulevard, Austin, TX 78728 (US), NGUYEN, Bich-Yen: 110 Laurelwood Drive, Austin, TX 78733 (US).
- (74) Agents: GODDARD, Patricia, S.; Motorola Corporate Law Department, 7700 West Parmer Lane, TX32/PL02__, Austin, TX 78729 et al. (US).

- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW). Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).


Published:

with international search report

(88) Date of publication of the international search report: 23 May 2002

[Continued on next page]

(54) Title: DUAL METAL GATE TRANSISTORS FOR CMOS PROCESS



(57) Abstract: A process for forming a first transistor (130) of a first conductivity type and a second transistor (132) of a second conductivity type in a semiconductor substrate (102) is disclosed. The substrate (102) has a first well (106) of the first conductivity type and a second well (104) of the second conductivity type. A gate dielectric (108) is formed over the wells. A first metal layer (110) is then formed over the gate dielectric (108). A portion of the first metal layer (110) located over the second well is then removed. A second metal layer (114) different from said first metal is then formed over the wells and a gate mask is formed over the second metal (114). The metal layers (110, 114) are then patterned to leave a first gate over the first well (106) and a second gate over the second well (104). Source/drains (138, 142) are then formed in the first (106) and second (104) wells to form the first (130) and second (132) transistor.



/O 01/97257 A3

WO 01/97257 A3



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

INTERNATIONAL SEARCH REPORT

Inter onal Application No PCT/US 01/15041

			PCI/US 01/15041
A. CLASSI	IFICATION OF SUBJECT MATTER H01L21/8238		V
According to	o International Patent Classification (IPC) or to both national classi	fication and IPC	
	SEARCHED		
Minimum do	ocumentation searched (classification system tollowed by classific H01L	ation symbols)	
	tion searched other than minimum documentation to the extent tha		
Į.	ata base consulted during the international search (name of data ternal, PAJ, INSPEC, IBM-TDB, WPI (earch terms used)
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the	Relevant to claim No.	
X	PATENT ABSTRACTS OF JAPAN vol. 009, no. 173 (E-329), 18 July 1985 (1985-07-18) -& JP 60 045053 A (MITSUBISHI DE 11 March 1985 (1985-03-11)	1-3	
Υ	abstract; figure 3	4,9,10	
Y	EP 0 899 784 A (TEXAS INSTRUMENT 3 March 1999 (1999-03-03) abstract; figures 1A-1H paragraphs '0062!,'0063!	4	
		-/	
X Furthe	er documents are listed in the continuation of box C.	X Patent family men	abers are listed in annex.
A document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the international filing date *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document published prior to the international filing date but later than the priority date claimed *C* document published prior to the international filing date but later than the priority date claimed *T* later document published after the international completion of the art which is not corpiority date and not in conflict with cited to understand the principle or the invention *X* document of particular relevance; the claimed of cannot be considered novel or cannot involve an invo			in conflict with the application but e principle or theory underlying the elevance; the claimed invention to the considered to experience the document is taken alone elevance; the claimed invention to involve an inventive step when the with one or more other such document being obvious to a person skilled e same patent family
	nternational search report		
	January 2002 ailing address of the ISA	25/01/2002	
wane and Mi	European Patent Office, P.B. 5818 Patentiaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo ni,	Authorized officer	

Form PCT/ISA/210 (second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

inter anal Application No

C.(Continu	lation) DOCUMENTS CONSIDERED TO BE RELEVANT	PCT/US 01/15041	
Category °	Citation of document, with indication, where appropriate, of the relevant passages		
	passages	Relevant to claim No.	
Y	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 04, 31 August 2000 (2000-08-31) -& JP 2000 031291 A (MATSUSHITA ELECTRIC IND CO LTD), 28 January 2000 (2000-01-28) abstract; figures 16-19	9,10	
A	US 6 066 533 A (YU BIN) 23 May 2000 (2000-05-23) abstract; claims; figures	1,2,9	
A	MAITI B ET AL: "Metal gates for advanced CMOS technology" MICROELECTRONIC DEVICE TECHNOLOGY III, SANTA CLARA, CA, USA, 22-23 SEPT. 1999, vol. 3881, pages 46-57, XP001058308 Proceedings of the SPIE - The International Society for Optical Engineering, 1999, SPIE-Int. Soc. Opt. Eng, USA ISSN: 0277-786X abstract	1,2,9	
A	CLAFIN B ET AL: "HIGH-K DIELECTRICS AND DUAL METAL GATES: INTEGRATION ISSUES FOR NEWCMOS MATERIALS" ULTRATHIN SIO2 AND HIGH-K MATERIALS FOR ULSI GATE DIELECTRICS. SAN FRANCISCO, CA, APRIL 5 - 8, 1999, MATERIALS RESEARCH SOCIETY SYMPOSIUM PROCEEDINGS. VOL. 567, WARRENDALE, PA: MRS, US, vol. 567, 5 April 1999 (1999-04-05), pages 603-608, XP000897882 ISBN: 0-55899-474-2 abstract	1,2,9	
	LU Q ET AL: "DUAL-METAL GATE TECHNOLOGY FOR DEEP-SUBMICRON CMOS TRANSISTORS" 2000 SYMPOSIUM ON VLSI TECHNOLOGY. DIGEST OF TECHNICAL PAPERS. HONOLULU, JUNE 13-15, 2000, SYMPOSIUM ON VLSI TECHNOLOGY, NEW YORK, NY: IEEE, US, 13 June 2000 (2000-06-13), pages 72-73, XP000970767 ISBN: 0-7803-6306-X abstract; figure 1	1,2	
	PATENT ABSTRACTS OF JAPAN 701. 2000, no. 24, 11 May 2001 (2001-05-11) -& JP 2001 196468 A (LUCENT TECHNOL INC), 19 July 2001 (2001-07-19) 20 bstract; figures 2-9	1,2	

INT-RNATIONAL SEARCH REPORT

information on patent family members

PCT/US 01/15041

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
JP 60045053	Α	11-03-1985	NONE		
EP 0899784	Α	03-03-1999	EP JP US	0899784 A2 11126829 A 6261887 B1	03-03-1999 11-05-1999 17-07-2001
JP 2000031291	Α	28-01-2000	JP	3025478 B2	27-03-2000
US 6066533	Α	23-05-2000	NONE		
JP 2001196468	Α	19-07-2001	GB	2363903 A	09-01-2002

Form PCT/ISA/210 (patent family annex) (July 1992)

